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Abstract. KTA (KTH’s timing analyzer) is a research tool for perform-
ing timing analysis of program code. The currently available toolchain
can perform two different kinds of analyses: i) exhaustive fine-grained
timing analysis, where timing information can be provided between ar-
bitrary timing program points within a function, and ii) abstract search-
based timing analysis, where the tool can perform optimal worst-case
execution time (WCET) analysis. The latter is based on a technique
that combines divide-and-conquer search and abstract interpretation.
The tool is under development and currently supports a subset of the
MIPS instruction set architecture.
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1 Introduction
The worst-case execution time (WCET) problem [25,30] is an important research
area within the context of real-time systems. There exist many tools and tech-
niques for static WCET analyis [2, 6, 11, 13, 18, 19], for measurement-based and
probabilistic approaches [3,9], and alternative approaches that are based on sim-
plified hardware [1,15,16,24,26,27,31]. Recent work also targets the challenging
problem of multicore WCET analysis [5, 14, 20, 22, 23, 29]. Although several of
the state-of-the-art tools can estimate a safe WCET bound at the function level,
there is currently no existing tool that can provide guaranteed optimal WCET
values between specific program points. The aim of the KTA tool is to provide
such optimal and guaranteed fine-grained analysis. The toolchain is available as
open source1.
This short paper gives a brief overview of the key ideas and history behind
the KTA tool. Section 2 gives an overview of the main use cases and objectives.
Section 3 describes the main architectural components, and Section 4 discusses
some future research directions.
1 https://github.com/timed-c/kta
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2 Background and Objectives
The early work of the toolchain started in 2013 during the time when the author
of this paper worked at UC Berkeley within the PRET project [10, 21, 31]. As
part of the vision of a toolchain [4], the objective was to support WCET analysis
for the RISC-V instruction set architecture (ISA) and to perform parts of the
analysis within the LLVM [17] toolchain. However, when the author moved to
KTH, the focus shifted to low-level analysis at the machine code level. For this
purpose, the MIPS ISA was used instead, partially because of the need to support
the analysis of off-the-shelf hardware. The MIPS architecture was also chosen
because of its rather simple structure and its common use in education.
Today, there are two separate timing analysis methods, with the following
separate objectives.
1. Exhaustive fine-grained timing analysis. The objective of this fine-
grained analysis is to enable both WCET analysis and best-case execution
time (BCET) analysis between arbitrary program points within a function.
The current version of the work is primarily used in the context of interactive
timing analysis [12], where a graphical modeling tool can be used to identify
hotspots of the model that are contributing significantly to the WCET path.
The current version of the fine-grained analysis is based on exhaustively
searching all paths between programming points. As a consequence, this
approach is not scalable, but it has been very useful for identifying the
fine-grained analysis methodology. We see it as future work to combine this
fine-grained timing-point methodology with the next approach that is based
on abstract interpretation [7, 8].
2. Abstract search-based timing analysis. The objective of the abstract
search-based WCET analysis is to perform highly scalable WCET analysis
that returns optimal WCET values. By optimal we mean WCET estimates
that are sound and equal to the actual WCET. Note that the estimated
WCET value is only optimal with respect to the model of the hardware
platform, and not necessarily with respect to the hardware itself. That is,
we must assume that the model of the hardware is sound, but this is typi-
cally hard to actually prove in practice. The key aspects of this analysis are
i) the analysis is performed using a technique based on abstract interpreta-
tion, ii) it performs a combined-phase analysis, where program-flow analysis,
microarchitecture analysis, and global-bound analysis are combined into one
global phase, and iii) the optimal WCET value is computed using an abstract
search-based method, which is based on a divide-and-conquer approach.
Between the years 2013 and 2016, the work on the KTA tool was performed
by David Broman. In the year 2017, the Master’s student Rodothea-Myrsini
Tsoupidi started to extend the KTA tool with the support for cache analysis and
pipeline analysis. The design and implementation described in this paper only
reflects the work done by David prior and during 2017. The microarchitecture
extensions developed in Tsoupidi’s Master’s thesis are briefly mentioned as future
work in Section 4.
3 Architecture Overview
Fig. 1 depicts the main components and flow of information within the KTH tool.
The picture shows the two main analysis flows: i) exhaustive fine-grained timing
analysis (top part of the figure), and ii) abstract search-based timing analysis
(bottom part). The boxes represent processing components, and the rounded
boxes represent data. The main input to the tool is a C program (left part of
the figure), together with a set of parameters (not shown in the figure). The C
code is first compiled using a standard cross compiler for the C programming
language. In our case, we used a gcc variant that targets the MIPS instruction
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Fig. 1: An architectural overview of the KTA tool.
set architecture. The cross compiler generates an ELF (executable and linkable
format) file. The different sections (.text, .data, etc.) of the ELF file are de-
coded. In particular, the MIPS machine code is decoded into an internal format.
All code is written in OCaml and compiled using the OCaml compiler version
4.05.0.
The rest of this section describes the main ideas of the two different analyses.
3.1 Exhaustive Fine-Grained Timing Analysis
The exhaustive fine-grained timing analysis (top part of Fig. 1) takes as input
the decoded machine code and returns a sound and optimal WCET result, if the
search terminates within a specific time limit.
The exhaustive search consists conceptually of a loop where a cycle accurate
simulation is first performed with some selected concrete input. The output
from the simulation is a concrete execution time value, that is then used by the
exhaustive search component to select the next concrete input. This procedure
continues until all program inputs have been explored. The procedure stores
timing information at predefined timing points, which are then later used for
computing the WCET and BCET values between timing points. Please see the
paper by Fuhrmann et al. [12] for more information.
3.2 Abstract Search-Based Timing Analysis
The main flow of the abstract search-based timing analysis is shown in the
bottom part of Fig. 1. In the first step, the control flow graph (CFG) of the
machine code is reconstructed. The CFG is then the input to a CPS OCaml
code generator that outputs OCaml code in continuous-passing style (CPS). This
staged CPS machine code is then compiled (using an OCaml compiler) into a
staged abstract interpreter. This is one of the key ideas of KTH: the machine
code of the program that is going to be analyzed is in fact translated into a
program that performs abstract interpretation by executing the machine code
abstractly.
Note that the data item staged abstract interpreter is depicted both as a
normal box (a process component) and a rounded box (a data item). This means
that the staged interpreter is compiled into a binary artifact that is then executed
in the circular control-flow graph (shown at the bottom of the figure).
The abstract-search phase is performed as follows. First, the component
called abstract search selects some abstract input. By abstract input we mean a
set of values (typically an interval) that represents a subset of the input space.
The staged abstract interpreter performs an analysis phase based on this input,
and generates a sound (but not necessarily optimal) WCET result2. The WCET
result is then used as input again to the abstract search component, that se-
lects another relevant abstract input. The abstract search algorithm performs a
divide-and-conquer analysis to enable faster search of the optimal WCET value.
2 Note that the tool can potentially generate BCET values as well, but it is not
completely implemented in the current version.
Note that the abstract search is bounded, which means that the abstract
interpretation terminates if a simulated max-time value is reached. This is actu-
ally natural in a real-time scheduling setting because we can often assume that
the maximal reasonable WCET value is the period of a task. Hence, we get a
termination definition that is not directly dependent on the analysis time.
4 Future Research
As stated before, this KTA tool can so far be seen as work in progress. However,
we are currently extending the tool in a number of aspects. More specifically,
the following can be seen as prioritized ongoing and future work:
– The tool is currently being extended to include more complicated micro
architectures. In particular, Tsoupidi’s ongoing Master’s thesis is focusing
on extending the KTA tool with sound cache analysis and sound pipeline
analysis.
– We would like to inspect if the tool can be extended with the non-relational
Polyhedra domain [28].
– We will investigate how the tool can be extended to also support multicore
analysis.
– An interesting problem would be to combine the fine-grained timing analysis,
with the above presented abstract-search based method.
5 Conclusions
In this paper, we give a brief overview of the KTA tool. In particular, the paper
describes two main approaches of timing analysis that are available in KTA:
i) exhaustive fine-grained timing analysis, and ii) abstract search-based timing
analysis. We content that the latter approach—where all phases in traditional
WCET analysis are combined into one pass—can be a serious alternative ap-
proach to traditional WCET analysis.
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